







OP07, OP07C, OP07D SLOS099H - SEPTEMBER 1983 - REVISED MARCH 2023

OP07x Precision Operational Amplifiers

1 Features

- Low noise
- No external components required
- Replace chopper amplifiers at a lower cost
- Wide input-voltage range: 0 V to \pm 14 V (typ, \pm 15-V supply)
- Wide supply-voltage range: ±3 V to ±18 V

2 Applications

- Analog input module
- Battery test
- Lab and field instrumentation
- Temperature transmitter
- Merchant network & server PSU

3 Description

The OP07C and OP07D (OP07x) devices offer low offset and long-term stability by means of a lownoise, chopperless, bipolar-input-transistor amplifier circuit. For most applications, external components are not required for offset nulling and frequency compensation. The true differential input, with a wide input-voltage range and outstanding commonmode rejection, provides maximum flexibility and performance in high-noise environments and in noninverting applications. Low bias currents and extremely high input impedances are maintained over the entire temperature range.

For improved performance and wider temperature range, see the next generation OPA207 with low power, and OPA202 with heavy capacitive load drive capability.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
	D (SOIC, 8)	4.90 mm × 3.91 mm
OP07C, OP07D	P (PDIP, 8)	9.81 mm × 6.35 mm
	PS (SO, 8)	6.20 mm × 5.30 mm

For all available packages and the OP07, see the orderable addendum at the end of the data sheet.






Table of Contents

1 I	Features	1	7.3 Feature Description	7
2 /	Applications	1	7.4 Device Functional Modes	
	Description		8 Application and Implementation	
	Revision History		8.1 Application Information	8
	Pin Configuration and Functions		8.2 Typical Application	8
	Specifications		8.3 Power Supply Recommendations	9
	6.1 Absolute Maximum Ratings	4	8.4 Layout	10
	6.2 ESD Ratings		9 Device and Documentation Support	
	6.3 Recommended Operating Conditions		9.1 Receiving Notification of Documentation	
	6.4 Thermal Information	4	9.2 Support Resources	
	6.5 Electrical Characteristics	5	9.3 Trademarks	11
	6.6 Typical Characteristics		9.4 Electrostatic Discharge Caution	
	Detailed Description		9.5 Glossary	11
	7.1 Overview		10 Mechanical, Packaging, and Orderable	
	7.2 Functional Block Diagram	7	Information	11
	Revision History OTE: Page numbers for previous revisions	may differ fı	om page numbers in the current version.	
CI	hanges from Revision G (November 2014	4) to Revisi	on H (July 2022)	Page
•		·	eature bullet	
•				
			VCC- to V _S in <i>Absolute Maximum Ratings</i>	
			ude a note that fast-ramping shorts to the p	
			and Charged-device model from 1000 V to	
•				
•				
•	• .	-	ivity to power supply rejection ratio in <i>Elect</i>	
•	Changed parameter name from input offse	et voltage to	Input voltage noise density in Electrical Ch	naracteristics
				5
•	Changed input current noise density unit f	rom nV/√Hz	to pA/√Hz in <i>Electrical Characteristic</i> s	5
•			al voltage gain to open-loop voltage gain in	
			o voltage output swing in Electrical Charact	
	Changed functional block diagram			7
			es using null pins in Application Information	
_	Changed text to clarify flow to adjust input	IIIISIIIattie	s using null pins in Application information	0
CI	hanges from Revision F (January 2014) t	o Revision	G (November 2014)	Page
•	Added Applications, Device Information to	ble, <i>Pin Fui</i>	nctions table, Handling Ratings table, Therr	nal
			scription section, Device Functional Modes	
			endations section, Layout section, Device a	
	•	•	ckaging, and Orderable Information section.	
_		, -		
CI	hanges from Revision E (May 2004) to R	evision F (.	January 2014)	Page

Submit Document Feedback

Deleted Ordering Information table......1



5 Pin Configuration and Functions




Figure 5-1. D Package, 8-Pin SOIC, P Package, 8-Pin PDIP, and PS Package, 8-Pin SO (Top View)

Table 5-1. Pin Functions

P	IN	TYPE	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
IN+	3	Input	Noninverting input
IN-	2	Input	Inverting input
NC	5	_	Do not connect
OFFSET N1	1	Input	External input offset voltage adjustment
OFFSET N2	8	Input	External input offset voltage adjustment
OUT	6	Output	Output
V+	7	_	Positive supply
V–	4	_	Negative supply



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN MA	X UNIT
Vs	Supply voltage ⁽²⁾	Single supply		14 V
VS	Supply voltage	Dual supply	±	
	I	Differential ⁽³⁾	±	30 V
	Input voltage	Single-ended ⁽⁴⁾	±	
	Output short-circuit ⁽⁵⁾		Continous	
TJ	Operating junction temperature		-55 1s	°C
T _{stg}	Storage temperature		-65 1s	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, unless otherwise noted, are with respect to the midpoint between V+ and V-.
- (3) Differential voltages are at IN+ with respect to IN-.
- (4) The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.
- (5) The output can be shorted to ground or to the negative power supply. Fast ramping shorts to the positive supply can cause permanent damage and eventual destruction.

6.2 ESD Ratings

				VALUE	UNIT
- [V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1000	V
	V(ESD)	Liectiostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
Vs	Supply voltage	Single supply	6		36	\/
	Supply voltage	Dual supply	±3		±18	v
V _{CM}	Common-mode input voltage	V _S = ±15 V	-13		13	V
T _A	Operating ambient temperature		0		70	°C

6.4 Thermal Information

		OI	OP07x				
	THERMAL METRIC(1)	D (SOIC)	P (PDIP)	UNIT			
		8 PINS	8 PINS				
$R_{\theta JA}$	Junction-to-ambient thermal resistance	127.6	85	°C/W			
R _{θJC(top)}	Junction-to-case (top) thermal resistance	67.1	68.6	°C/W			
$R_{\theta JB}$	Junction-to-board thermal resistance	71.4	556	°C/W			
ΨЈТ	Junction-to-top characterization parameter	18.7	38.3	°C/W			
ΨЈВ	Junction-to-board characterization parameter	70.6	55.2	°C/W			
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	_	_	°C/W			

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.5 Electrical Characteristics

at $T_A = 25^{\circ}C$, $V_S = \pm 15$ V, $R_L = 2$ k Ω connected to mid-supply, and $V_{CM} = V_{OUT} =$ mid-supply (unless otherwise noted)⁽¹⁾.

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
OFFSET VO	DLTAGE							
		00070			±60			
,		OP07C	T _A = 0°C to 70°C		±85		.,	
V _{os}	Input offset voltage	00000				±150	μV	
		OP07D	T _A = 0°C to 70°C			±250		
			OP07C		±0.5			
dV _{OS} /dT	Input offset voltage drift	T _A = 0°C to 70°C	OP07D			±2.5	μV/°C	
	Long-term drift of input offset voltage ⁽²⁾				±0.4		μV/mo	
	Offset adjustment range	R_s = 20 kΩ, see Section 8.1			±4		mV	
	Power supply rejection	V = 12 V/to 140 V			7	32	///	
PSRR	ratio	$V_S = \pm 3 \text{ V to } \pm 18 \text{ V}$	T _A = 0°C to 70°C		10	51	μV/V	
NPUT BIAS	CURRENT							
		OD070			±1.8			
ı	Input bigg gurrant	OP07C	T _A = 0°C to 70°C		±2.2		A	
I _B	Input bias current	OD07D				±12	nA	
		OP07D	T _A = 0°C to 70°C			±14		
Input bias current drift		OP07C			±18		A 10 O	
		OP07D				±50	pA/°C	
		00000			±0.8			
		OP07C	T _A = 0°C to 70°C		±1.6		nA	
los	Input offset current					±6		
		OP07D	T _A = 0°C to 70°C			±8		
		OP07C			12			
	Input offset current drift	OP07D				±50	pA/°C	
NOISE								
	Input voltage noise	f = 0.1 Hz to 10 Hz			0.38		μV _{PP}	
		f = 10 Hz			10.5			
e _N	Input voltage noise density	f = 100 Hz			10.2		nV/√ Hz	
		f = 1 kHz			9.8			
	Input current noise	f = 0.1 Hz to 10 Hz			15		pA _{pp}	
		f = 10 Hz			0.35			
İN	Input current noise density	f = 100 Hz			0.15		pA/√Hz	
		f = 1 kHz			0.13			
INPUT VOL	TAGE RANGE							
				±13	±14			
V _{CM}	Common-mode voltage	T _A = 0°C to 70°C		±13	±13.5		V	
		OP07C		100	120			
	Common-mode rejection	V _{CM} = ±13 V	T _A = 0°C to 70°C	97	120			
CMRR	ratio	OP07D		94	110		dB	
		V _{CM} = ±13 V	T _A = 0°C to 70°C	94	106			
INPUT CAP	ACITANCE	l	1					
r _i	Input resistance			7	33		ΜΩ	
OPEN-LOO		1		•				
200		1.4 V < V _O < 11.4 V,	OP07C	100	400			
		$R_L = 500 \text{ k}\Omega$	OP07D		400		V/mV	
A _{OL}	Open-loop voltage gain			120	400			
-		V _O = ±10 V	T _A = -40°C to	120	100			

6.5 Electrical Characteristics (continued)

at $T_A = 25^{\circ}$ C, $V_S = \pm 15$ V, $R_L = 2$ k Ω connected to mid-supply, and $V_{CM} = V_{OUT} = \text{mid-supply}$ (unless otherwise noted)⁽¹⁾.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
FREQUE	ENCY RESPONSE					
	Unity gain bandwidth		0.4	0.6		MHz
SR	Slew rate	$V_S = 5 \text{ V}, R_L = 2 \text{ k}\Omega$		0.3		V/µs
ОИТРИТ	Γ					
			±11.5	±12.8		
	Voltage entrut entire	T _A = 0°C to 70°C	±11	±12.6		V
	Voltage output swing	$R_L = 10 \text{ k}\Omega$	±12	±13		V
		$R_L = 1 k\Omega$		±12		
POWER	SUPPLY				'	
n	Dawer dissination	No load		80	150	ma\A/
P_D	Power dissipation	$V_S = \pm 3 \text{ V, no load}$		4	8	mW

⁽¹⁾ The specifications listed in the *Electrical Characteristics* apply to OP07C and OP07D.

6.6 Typical Characteristics




Figure 6-1. Input-Offset Voltage vs Temperature

⁽²⁾ Because long-term drift cannot be measured on the individual devices before shipment, this specification is not intended to be a warranty. This specification is an engineering estimate of the averaged trend line of drift versus time over extended periods after the first 30 days of operation.




7 Detailed Description

7.1 Overview

These devices offer low offset and long-term stability by means of a low-noise, chopperless, bipolar-input-transistor amplifier circuit. For most applications, external components are not required for offset nulling and frequency compensation. The true differential input, with a wide input-voltage range and outstanding common-mode rejection, provides maximum flexibility and performance in high-noise environments and in noninverting applications. Low bias currents and extremely high input impedances are maintained over the entire temperature range.

These devices are characterized for operation from 0°C to 70°C.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Offset-Voltage Null Capability

The input offset voltage of operational amplifiers (op amps) arises from unavoidable mismatches in the differential input stage of the op-amp circuit caused by mismatched transistor pairs, collector currents, current-gain betas (β), collector or emitter resistors, and so on. The input offset pins allow the designer to adjust for these mismatches by external circuitry. See Section 8 for more details on design techniques.

7.3.2 Slew Rate

The slew rate is the rate at which an operational amplifier can change the output when there is a change on the input. The OP07x have a 0.3-V/µs slew rate.

7.4 Device Functional Modes

The OP07x are powered on when the supply is connected. The devices can be operated as single-supply operational amplifiers or dual-supply amplifiers, depending on the application.

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The input offset voltage of operational amplifiers (op amps) arises from unavoidable mismatches in the differential input stage of the op-amp circuit caused by mismatched transistor pairs, collector currents, current-gain betas (β), collector or emitter resistors, and so on. The input offset pins allow the designer to adjust for these mismatches with external circuitry. Figure 8-1 shows how these input mismatches can be adjusted by putting resistors or a potentiometer between the null pins. Use a potentiometer to fine tune the circuit during testing or for applications that require precision offset control. For more information about designing using the input-offset pins, see the *Nulling Input Offset Voltage of Operational Amplifiers* application report.




Figure 8-1. Input Offset-Voltage Null Circuit

8.2 Typical Application

The voltage follower configuration of the operational amplifier is used for applications where a weak signal is used to drive a relatively high current load. This circuit is also called a buffer amplifier or unity gain amplifier. The inputs of an operational amplifier have a very high resistance that puts a negligible current load on the voltage source. The output resistance of the operational amplifier is almost negligible, so the amplifier can provide as much current as necessary to the output load.




Figure 8-2. Voltage Follower Schematic

8.2.1 Design Requirements

- Output range of 2 V to 11 V
- Input range of 2 V to 11 V

8.2.2 Detailed Design Procedure


8.2.2.1 Output Voltage Swing

The output voltage of an operational amplifier is limited by the internal circuitry to some level less than the supply rails. For this amplifier, the output voltage swing is within ±12 V, which accommodates the input and output voltage requirements.

8.2.2.2 Supply and Input Voltage

For correct operation of the amplifier, neither input must be higher than the recommended positive supply rail voltage or lower than the recommended negative supply rail voltage. The chosen amplifier must be able to operate at the supply voltage that accommodates the inputs. Because the input for this application goes up to 11 V, the supply voltage must be 12 V. Using a negative voltage on the lower rail, rather than ground, allows the amplifier to maintain linearity for inputs below 2 V.

8.2.3 Application Curves



8.3 Power Supply Recommendations

The OP07x operate from ±3 V to ±18 V supplies; many specifications apply from 0°C to 70°C.

CAUTION

Supply voltages larger than ±22 V can permanently damage the device. See also Section 6.1.

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more details on bypass capacitor placement, see *Section 8.4.1*.

8.4 Layout

8.4.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole, as well as the
 operational amplifier. Bypass capacitors are used to reduce the coupled noise by providing low-impedance
 power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective
 methods of noise suppression. On multilayer PCBs, one or more layers are usually devoted to ground planes.
 A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital
 and analog grounds, paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If it is not possible to keep them separate, it is much better to cross the sensitive trace perpendicularly, as opposed to in parallel, with the noisy trace.
- Place the external components as close to the device as possible. Keeping RF and RG close to the inverting input minimizes parasitic capacitance, as shown in *Section 8.4.2*.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

8.4.2 Layout Example




Figure 8-6. Operational Amplifier Schematic for Noninverting Configuration




Figure 8-7. Operational Amplifier Board Layout for Noninverting Configuration

9 Device and Documentation Support

9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.

www.ti.com 27-Jun-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
OP-07DP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	OP-07DP	Samples
OP-07DPS	ACTIVE	SO	PS	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	OP-07D	Samples
OP-07DPSR	ACTIVE	SO	PS	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	OP-07D	Samples
OP07-W	ACTIVE	WAFERSALE	YS	0	3603	TBD	Call TI	Call TI			Samples
OP07CD	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	OP07C	
OP07CDE4	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	OP07C	
OP07CDG4	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	OP07C	
OP07CDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	OP07C	Samples
OP07CP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	OP07CP	Samples
OP07DD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	OP07D	Samples
OP07DDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	OP07D	Samples
OP07DP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	OP07DP	Samples
OP07DPE4	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	OP07DP	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.



PACKAGE OPTION ADDENDUM

www.ti.com 27-Jun-2024

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 7-Jun-2024

TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OP-07DPSR	SO	PS	8	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
OP07CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OP07CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OP07CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OP07CDR	SOIC	D	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
OP07CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OP07CDRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OP07DDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com 7-Jun-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OP-07DPSR	SO	PS	8	2000	356.0	356.0	35.0
OP07CDR	SOIC	D	8	2500	353.0	353.0	32.0
OP07CDR	SOIC	D	8	2500	340.5 338.1		20.6
OP07CDR	SOIC	D	8	2500	340.5	338.1	20.6
OP07CDR	SOIC	D	8	2500	364.0	364.0	27.0
OP07CDR	SOIC	D	8	2500	356.0	356.0	35.0
OP07CDRG4	SOIC	D	8	2500	340.5	338.1	20.6
OP07DDR	SOIC	D	8	2500	340.5	338.1	20.6

PACKAGE MATERIALS INFORMATION

www.ti.com 7-Jun-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
OP-07DP	Р	PDIP	8	50	506	13.97	11230	4.32
OP-07DPS	PS	SOP	8	80	530	10.5	4000	4.1
OP07CD	D	SOIC	8	75	507	8	3940	4.32
OP07CDE4	D	SOIC	8	75	507	8	3940	4.32
OP07CDG4	D	SOIC	8	75	507	8	3940	4.32
OP07CP	Р	PDIP	8	50	506	13.97	11230	4.32
OP07DD	D	SOIC	8	75	507	8	3940	4.32
OP07DP	Р	PDIP	8	50	506	13.97	11230	4.32
OP07DPE4	Р	PDIP	8	50	506	13.97	11230	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated